# High Speed, $\pm 100 \mathrm{~V} 2.5 \mathrm{~A}$, Two or Three Level Ultrasound Pulser 

## Features

- HVCMOS ${ }^{\circledR}$ technology for high performance
- High density integration AC coupled pulser
- 0 to $\pm 100 \mathrm{~V}$ output voltage
- $\pm 2.5 \mathrm{~A}$ source and sink minimum pulse current
- Up to 35 MHz operating frequency
- 2.0ns matched delay times
- 2.5, 3.3 or 5.0 V CMOS logic interface
- Low power consumption and very simple to use


## Application

- Medical ultrasound imaging
- Piezoelectric transducer drivers
- NDT ultrasound transmission
- Pulse waveform generator


## General Description

The Supertex HV7360 is a high voltage, high-speed, pulse generator with built-in, fast return to zero damping FETs. This high voltage and high-speed integrated circuit is designed for portable medical ultrasound image devices, but can also can be used for NDT and test equipment applications.

The HV7360 consists of a controller logic interface circuit, level translators, AC coupled MOSFET gate drivers and high voltage and high current P -channel and N -channel MOSFETs as the output stage.

The peak output currents of each channel are guaranteed to be over $\pm 2.5 \mathrm{~A}$ with up to $\pm 100 \mathrm{~V}$ of pulse swing. The AC coupling topology for the gate drivers not only saves two floating voltage supplies, it also makes the PCB layout easier.

## Typical RTZ Application Circuit



## Ordering Information

| Part Number | Package Option | Packing |
| :--- | :--- | :--- |
| HV7360LA-G | 22-Lead LFGA | $364 /$ Tray |

-G indicates package is RoHS compliant ('Green')

## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ Logic supply voltage | -0.5 to +12.5 V |
| $\mathrm{~V}_{\mathrm{H}}$ Output high supply voltage | $\mathrm{V}_{\mathrm{L}}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{L}}$ Output low supply voltage | $\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{H}}+0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{SS}}$ Low side supply voltage | -6.0 to +0.5 V |
| $\left(\mathrm{~V}_{\text {SPX }}-\mathrm{V}_{\mathrm{SN}}\right)$ Differential high voltage | +220 V |
| $\mathrm{~V}_{\text {SPX }}$ Positive high voltage | -0.5 to +110 V |
| $\mathrm{~V}_{\mathrm{SNx}}$ Negative high voltage | +0.5 to -110 V |
| All logic input voltages | $\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}$ to $\mathrm{GND}+5.5 \mathrm{~V}$ |
| Coupling capacitor breakdown voltage | $\pm 110 \mathrm{~V}$ |
| Maximum junction temperature | $125^{\circ} \mathrm{C}$ |
| Operating temperature | -20 to $+85^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Typical Thermal Resistance

| Package | $\boldsymbol{\theta}_{\boldsymbol{\beta}}$ |
| :---: | :---: |
| 22-Lead LFGA | $106^{\circ} \mathrm{C} / \mathrm{W}$ |



Pad Configuration


## Package Marking

| HV7360 |
| :--- |
| LLLLLL |
| YYWW |
| AAACCC |

L = Lot Number $\mathrm{YY}=$ Year Sealed WW = Week Sealed A = Assembler ID C = Country of Origin = "Green" Packaging
Package may or may not include the following marks: Si or $\$ 7$
22-Lead LFGA (LA)

## Power-Up Sequence

| Step | Description |
| :---: | :---: |
| 1 | $\mathrm{~V}_{\mathrm{LL}}$ |
| 2 | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{L}}$ with signal logic low |
| 3 | $\mathrm{~V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{NN}}$ |
| 4 | PE active |

## Power-Down Sequence

| Step | Description |
| :---: | :---: |
| 1 | PE inactive |
| 2 | $\mathrm{~V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{NN}}$ off |
| 3 | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{L}}$ off |
| 4 | $\mathrm{~V}_{\mathrm{LL}}$ off |

## Note:

Powering up/down in any arbitrary sequence will not cause any damage to the device. The powering up/down sequence is only recommended in order to minimize possible inrush current.

Logic Control Table

| PE | Input Pulse |  |  |  |  | Output MOSFETs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | INA | INB | INC | IND | SP1 <br> to <br> DP1 | DN1 <br> to <br> SN1 | SP2 <br> to <br> DP2 | DN2 <br> to <br> SN2 |  |
|  | $\mathbf{1}$ | X | X | X | ON | X | X | X |  |
|  | X | $\mathbf{1}$ | X | X | X | ON | X | X |  |
|  | X | X | $\mathbf{1}$ | X | X | X | ON | X |  |
| $\mathbf{1}$ | X | X | X | $\mathbf{1}$ | X | X | X | ON |  |
|  | $\mathbf{0}$ | X | X | X | OFF | X | X | X |  |
|  | X | $\mathbf{0}$ | X | X | X | OFF | X | X |  |
|  | X | X | $\mathbf{0}$ | X | X | X | OFF | X |  |
| $\mathbf{0}$ | X | X | X | X | $\mathbf{0}$ | X | X | X |  |
| X | OFF |  |  |  |  |  |  |  |  |

Operating Supply Voltages and Current
(Operating conditions, unless otherwise specified, $G N D=0 \mathrm{~V}, V_{H}=V_{D D}=+10 \mathrm{~V}, V_{L}=V_{S S}=0 \mathrm{~V}, V_{P E}=3.3 \mathrm{~V}, V_{P P}=+100 \mathrm{~V}, V_{N N}=-100 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}-V_{S S}$ | Supply voltage | 4.75 | - | 11.50 | V | $4.0 \leq \mathrm{V}_{\mathrm{DD}} \leq 11.5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {SS }}$ | Low side supply voltage | -5.5 | - | 0 | V | --- |
| $\mathrm{V}_{\mathrm{H}}$ | Output high supply voltage | $\mathrm{V}_{\text {ss }}+4.0$ | - | $V_{D D}$ | V | $\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}} \geq 4.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{L}}$ | Output low supply voltage | $\mathrm{V}_{\text {ss }}$ | - | $\mathrm{V}_{\mathrm{DD}}-4.0$ | V |  |
| $\mathrm{I}_{\text {DDQ }}$ | $V_{\text {DD }}$ quiescent current | - | 50 | - | $\mu \mathrm{A}$ | No input transitions,$P E=0$ |
| $\mathrm{I}_{\mathrm{HQ}}$ | $\mathrm{V}_{\mathrm{H}}$ quiescent current | - | 2.0 | - | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ quiescent current | - | 1.0 | - | mA | No input transitions, $P E=1$ |
| $\mathrm{I}_{\mathrm{HQ}}$ | $\mathrm{V}_{\mathrm{H}}$ quiescent current | - | 2.0 | - | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ average current | - | 4.0 | - | mA | One channel ON at 5.0 Mhz , No load |
| $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}$ average current | - | 10 | - | mA |  |
| $\mathrm{V}_{\text {IH }}$ | Input logic voltage high | $V_{\text {PE }}-0.3$ | - | $V_{\text {PE }}$ | V | For logic inputs INA, INB, INC, and IND |
| $\mathrm{V}_{\text {IL }}$ | Input logic voltage low | 0 | - | 0.3 | V |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input logic current high | - | - | 1.0 | $\mu \mathrm{A}$ |  |
| 1 L | Input logic current low | - | - | 1.0 | $\mu \mathrm{A}$ |  |
| $\mathrm{V}_{\text {PEH }}$ | PE input logic voltage high | 1.70 | 3.30 | 5.25 | V | For logic input PE |
| $\mathrm{V}_{\text {PEL }}$ | PE input logic voltage low | 0 | - | 0.3 | V |  |
| $\mathrm{R}_{\text {INPE }}$ | PE input impedance to GND | 100 | - | - | $\mathrm{k} \Omega$ |  |

## AC Electrical Characteristics

(Operating conditions, unless otherwise specified, $G N D=O V, V_{H}=V_{D D}=+10 \mathrm{~V}, V_{L}=V_{S S}=0 \mathrm{~V}, V_{P E}=3.3 \mathrm{~V}, V_{P P}=+100 \mathrm{~V}, V_{N N}=-100 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {iff }}$ | Input or PE rise \& fall time | - | - | 10 | ns | Logic input edge speed requirement |
| $\mathrm{t}_{\mathrm{d} 1-4}$ | Input to output delay | - | 7.5 | - | ns | $\mathrm{R}_{\text {LOAD }}=1.0 \Omega$ |
| $\mathrm{t}_{\mathrm{rf1} 1-2}$ | Output rise/fall time | - | 9.5 | - | ns | $\mathrm{C}_{\text {LOAD }}=330 \mathrm{pF}, \mathrm{R}_{\text {LOAD }}=2.5 \mathrm{k} \Omega$ |
| $\Delta t_{\text {ff }}$ | Rise and fall time matching | - | 2.0 | - | ns | Channel to channel |
| $\Delta t_{\text {dC2C }}$ | Propagation matching | - | 1.0 | - |  |  |
| $\Delta t_{\text {dD2D }}$ | Propagation delay matching | - | $\pm 2.0$ | - | ns | Device to device delay match |
| $\mathrm{t}_{\text {PE-ON }}$ | PE ON-time | - | - | 5.0 | $\mu \mathrm{s}$ | $\begin{aligned} & V_{P E}=1.7 \sim 5.25 \mathrm{~V} \\ & V_{D D}=7.5 \sim 11.5 \mathrm{~V} \\ & -20 \sim 85^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{t}_{\text {PE-OFF }}$ | PE OFF-time | - | - | 4.0 |  |  |
| $\mathrm{C}_{\text {OG }}$ | Output to MOSFET gate cap | - | 10 | - | nF | 100V X7S |
| $\mathrm{C}_{\mathrm{VH}}$ | $V_{H}$ to $V_{L 3}$ decoupling cap | - | 0.22 | - | $\mu \mathrm{F}$ | 16V X7R |

## Pulser \& Damping P-Channel MOSFET

| Sym | Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BV ${ }_{\text {DSs }}$ | Drain-to-source breakdown voltage | -200 | - | - | V | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-2.0 \mathrm{~mA}$ |
| $V_{\text {GS(th) }}$ | Gate threshold voltage | -1.0 | - | -2.4 | V | $V_{G S}=V_{D S}, I_{D}=-1.0 \mathrm{~mA}$ |
| $\Delta \mathrm{V}_{\text {GS(th) }}$ | Change in $\mathrm{V}_{\text {GS(th) }}$ with temperature | - | - | 4.5 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $V_{G S}=V_{D S}, I_{D}=-1.0 \mathrm{~mA}$ |
| $\mathrm{R}_{\text {GS }}$ | Gate-to-source shunt resistor | 10 | - | 50 | k $\Omega$ | $\mathrm{I}_{\text {GS }}=100 \mu \mathrm{~A}$, if applied |
| $\mathrm{V}_{\text {ZGS }}$ | Gate-to-source Zener voltage | 13.2 | - | 25 | V | $\mathrm{I}_{\mathrm{GS}}=-2.0 \mathrm{~mA}$, if applied |
| $\mathrm{I}_{\text {DSs }}$ | Zero gate voltage drain current | - | - | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DS }}=$ max rating, $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ |
|  |  | - | - | -1.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DS}}=0.8 \mathrm{max} \text { rating, } \\ & \mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{DON})}$ | ON-state drain current | -1.2 | - | - | A | $\mathrm{V}_{\text {GS }}=-5.0 \mathrm{~V}, \mathrm{~V}_{\text {DS }}=-25 \mathrm{~V}$ |
|  |  | -2.3 | -2.5 | - |  | $V_{G S}=-10 \mathrm{~V}, \mathrm{~V}_{\text {DS }}=-50 \mathrm{~V}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Static drain-to-source ON-state resistance | - | - | 8.5 | $\Omega$ | $\mathrm{V}_{G S}=-5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-150 \mathrm{~mA}$ |
|  |  | - | - | 7.0 |  | $V_{G S}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-1.0 \mathrm{~A}$ |
| $\Delta \mathrm{R}_{\text {DS(ON) }}$ | Change in $\mathrm{R}_{\mathrm{DS}(\text { ON })}$ with temperature | - | - | 1.0 | \%/ ${ }^{\circ} \mathrm{C}$ | $V_{G S}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-1.0 \mathrm{~mA}$ |
| $\mathrm{G}_{\mathrm{FS}}$ | Forward transconductance | 400 | - | - | mmho | $V_{D S}=-25 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-500 \mathrm{~mA}$ |
| $\mathrm{C}_{\text {ISS }}$ | Input capacitance | - | 75 | - | pF | $\begin{aligned} & V_{G S}=0 \mathrm{~V}, \\ & V_{\text {DS }}=-25 \mathrm{~V}, \\ & f=1.0 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {oss }}$ | Common source output capacitance | - | 21 | - |  |  |
| $\mathrm{C}_{\text {RSS }}$ | Reverse transfer capacitance | - | 6.5 | - |  |  |
| $V_{\text {SBD }}$ | Diode forward voltage drop and reverse recovery time of body-diode | - | - | 1.8 | V | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\text {SD }}=500 \mathrm{~mA}$ |
| $\mathrm{t}_{\text {ribo }}$ |  | - | 300 | - | ns | --- |

## Pulser \& Damping N-Channel MOSFET

| Sym | Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{BV}_{\text {DSs }}$ | Drain-to-source breakdown voltage | 200 | - | - | V | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2.0 \mathrm{~mA}$ |
| $V_{G S(t h)}$ | Gate threshold voltage | 1.0 | - | 2.4 | V | $V_{G S}=V_{D S}, I_{D}=1.0 \mathrm{~mA}$ |
| $\Delta V_{\text {GS(th) }}$ | Change in $\mathrm{V}_{\text {GS }(t h)}$ with temperature | - | - | -4.5 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $V_{G S}=V_{D S}, I_{D}=1.0 \mathrm{~mA}$ |
| $\mathrm{R}_{\text {GS }}$ | Gate-to-source shunt resistor | 10 | - | 50 | k $\Omega$ | $\mathrm{I}_{G S}=100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {zGs }}$ | Gate-to-source Zener voltage | 13.2 | - | 25 | V | $\mathrm{I}_{\mathrm{GS}}=2.0 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {Dss }}$ | Zero gate voltage drain current | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DS }}=$ max rating, $\mathrm{V}_{G S}=0 \mathrm{~V}$ |
|  |  | - | - | 1.0 | mA | $\begin{aligned} & V_{D S}=0.8 m a x \text { rating, } \\ & V_{G S}=0 \mathrm{~V}, T_{A}=125^{\circ} \mathrm{C} \end{aligned}$ |
| $I_{\text {DON })}$ | ON-state drain current | 1.3 | - | - | A | $\mathrm{V}_{\mathrm{GS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=25 \mathrm{~V}$ |
|  |  | 2.3 | 2.5 | - |  | $V_{\text {GS }}=10 \mathrm{~V}, \mathrm{~V}_{\text {DS }}=50 \mathrm{~V}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Static drain-to-source ON-state resistance | - | - | 6.5 | $\Omega$ | $\mathrm{V}_{\text {GS }}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=150 \mathrm{~mA}$ |
|  |  | - | - | 6.0 |  | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}$ |
| $\Delta \mathrm{R}_{\text {DS(ON) }}$ | Change in $\mathrm{R}_{\mathrm{DS}(0 \times)}$ with temperature | - | - | 1.0 | \%/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{V}_{G S}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}$ |
| $\mathrm{G}_{\mathrm{FS}}$ | Forward transconductance | 400 | - | - | mmho | $\mathrm{V}_{\mathrm{DS}}=25 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=500 \mathrm{~mA}$ |
| $\mathrm{C}_{\text {ISS }}$ | Input capacitance | - | 56 | - | pF | $\begin{aligned} & V_{\mathrm{GS}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DS}}=25 \mathrm{~V}, \\ & \mathrm{f}=1.0 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {oss }}$ | Common source output capacitance | - | 13 | - |  |  |
| $\mathrm{C}_{\text {RSS }}$ | Reverse transfer capacitance | - | 2.0 | - |  |  |
| $\mathrm{V}_{\text {SBD }}$ | Diode forward voltage drop and reverse recovery time of body-diode | - | - | 1.8 | V | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{SD}}=500 \mathrm{~mA}$ |
| $\mathrm{t}_{\text {rBo }}$ |  | - | 300 | - | ns | --- |

## Switch Timing and Delay Test



## Typical Unipolar 2-Channel Application Circuit



Pad Description

| Pad <br> Location | Name | Function |
| :---: | :---: | :--- |
| A1 | GND | Driver and level translator circuit ground return (OV) |
| A2 | IND | Damping N-FET control signal logic Input, controlling N-FET2 |
| A3 | INC | Damping P-FET control signal logic Input, controlling P-FET2 |
| A4 | VSS | Negative voltage power supply (0V) |
| A6 | VDD | Positive voltage supply (+10V), should connect to an external decoupling cap to VSS (OV) |
| A7 | INB | Pulsing N-FET control signal logic Input, controlling N-FET1 |
| A8 | INA | Pulsing P-FET control signal logic Input, controlling P-FET1 |
| A9 | PE | Drive power enable Hi = ON, Low = OFF , logic "1" voltage reference input (+1.8 to +3.3V) |
| B2 | VL2 | Gate-Drive negative voltage power supply (OV) |
| B8 | VL1 | Gate-Drive negative voltage power supply (OV) |
| F4 | VH | Gate driver positive voltage power supply (+10V) |
| F7 | VL3 | VH to VL decoupling cap, should connect to VL1 \& VL2 (OV) ground plane as short as possible |
| G4 | NC | Do not connect |
| P1 | SP2 | Source of P-FET2, positive high voltage power supply (0 to +100V) or GND |
| P2 | DP2 | Drain of P-FET2, transmit pulser output |
| P3 | DN2 | Drain of N-FET2, transmit pulser output |

## Pad Description (cont.)

| Pad <br> Location | Name | Function |
| :---: | :---: | :--- |
| P4 | SN2 | Source of N-FET2, negative high voltage power supply (0 to -100V) or GND |
| P5 | NC | Do not connect |
| P6 | SP1 | Source of P-FET1, positive high voltage power supply (0 to +100V) |
| P7 | DP1 | Drain of P-FET1, transmit pulser output |
| P8 | DN1 | Drain of N-FET1, transmit pulser output |
| P9 | SN1 | Source of N-FET1, negative high voltage power supply (0 to -100V) |

## Pad Configuration



22-Lead LFGA Package Outline (LA)
$5.00 \times 7.00 \mathrm{~mm}$ body, 0.85 mm height (max), 0.50 mm pitch


## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | b | D | E | e | e1 | e2 | e3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 0.75 | 0.20 | 4.925 | 6.925 | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 2.00 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 3.50 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 4.00 \\ & \text { BSC } \end{aligned}$ |
|  | NOM | 0.80 | 0.25 | 5.000 | 7.000 |  |  |  |  |
|  | MAX | 0.85 | 0.30 | 5.075 | 7.075 |  |  |  |  |

## Drawings not to scale.

Supertex Doc. \#: DSPD-22LFGALA, Version A052511.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

